## 

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-7,069,481	06-2006	Lee et al.	714/707
	В	US-			
	O	US-			
	D	US-			
	ш	US-			
	F	US-			
	O	US-			
	Ι	US-			
	ı	US-			
	7	US-			
	К	US-			
	٦	US-			
	М	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Z					
	0					
	Р					
	α					
	R					
	s					
	Т					

## **NON-PATENT DOCUMENTS**

	NON-FAILM DOCUMENTS				
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	MJ Edward Lee, William J. Dally, John W. Poulton, Patrick Chiang, Stephen F. Greenwood, An 84-mW 4-Gb/s Clock and Data Recovery Circuit for Serial Link Applications, VLSI Circuits Symposium, Kyoto, Japan, June 2001			
•	v	Dong-Hee Kim, Jin-Ku Kang, Clock and data recovery circuit with two exclusive-OR phase frequency detector, Electronic Letters, Vol.36, No.16, 1347–1349, 3rd August 2000			
	w				
	x	·			

A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.